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ABSTRACT 
A memory-based parallel data output controller em- 
ploys associative memories and memory mapping to 
decommutate multiple channels of telemetry data. The 
output controller contains a random access memory 
(RAM) (10) which has at least as many address loca- 
tions as there are channels. A word counter addresses 
the RAM (10) which provides as its outputs an encoded 
peripheral device number and a MSB/LSB-first flag. 
The encoded device number and a bit counter address a 
second RAM (20) which contains START and STOP 
flags to pick out the required bits from the specified 
word number. The LSB/MSB, START and STOP 
flags, along with the serial input digital data go to a 
control block (30) which selectively fills a shift register 
(40,42) used to drive the parallel data output bus (32). A 
strobe pulse is also generated which enables a decoder 
(34) to select the appropriate peripheral device using 
the encoded device number. A microcomputer con- 
nected to an address bus (la) can be used to set the 
contents of the RAMS via multiplexers (14,24) during 
the initialization phase using the technique of memory 
mapping. 
Id F. Sandler; John 0. 
3 Claims, 4 Drawing Figures 
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MEMORY-BASED PARALLEL DATA OUTPUT 
CONTROLLER 
ORIGIN OF THE INVENTION 
The invention described herein was made by employ- 
ees of the United States Government and may be manu- 
factured and used by or for the government for govern- 
mental purposes without the payment of royalties 
thereon or therefor. 
This application is a continuation of application Ser. 
No. 128,230, filed Mar. I, 1980 now abandoned. 
TECHNICAL FIELD 
The present invention generally relates to a system 
for decommutating serial digital data, and more particu- 
larly to the use of associative memories and memory 
mapping to decommutate multiple channels of digital 
data. 
BACKGROUND ART 
In a serial telemetry data link, one method of encod- 
ing the data is to group data words into logical units 
preceded by a link synchronization data word, which 
logical units are called frames. A particular format may 
consist of a fixed number of frames which are collec- 
tively called a paragraph, each frame being a subframe 
of the paragraph. In order to make meaningful use of 
data at the receiving node in a network, it is necessary 
to know the transmitted data format or at least the loca- 
tion of the data words of particular interest. Next it is 
necessary to have equipment which can extract or 
decommutate the particular data words from all the 
others in the data stream. 
In the past, systems used to decommutate serial digi- 
tal data and control the data output to multiple periph- 
eral devices made extensive use of comparator circuits 
to test a desired data word address versus the real time 
data word address. Generally, this means a comparator 
circuit and a latched reference register are required for 
each data word request. Alternatively, one comparator 
may be used with extensive multiplexing of one input. 
The selection of data as either most significant bit 
(MSB) or least significant bit (LSB) first is implemented 
by a switch or patch panel and defines the order of all 
data to be delivered to the peripheral devices. Similarly, 
the number of bits and location of the data word is 
usually either set for all devices or is set by switches or 
a patch panel for each device. Previous use of comput- 
ers has been confined to setting up latched registers for 
comparator test (hardware or software) reference and 
setting MSBLLSB or other control parameters which 
determined the mode of operation of the entire decom- 
mutator. 
The prior art decommutation systems have several 
disadvantages. Usually the selection of bit strings within 
a data word is not available. The selection of MSB or 
LSB interpretation of data words applied to all data 
words. Real time alteration of data word requests is 
generally available only with a significant increase in 
hardware. 
It is therefore an object of the present invention to 
provide a decommutation system wherein the complete 
configuration of the decommutation information can be 
changed in real time to accommodate dynamic require- 
ments. 
It is another object of the invention to provide a 
decommutation system wherein any data word re- 
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quested by any peripheral device can be either MSB or 
LSB first and any sequence of consecutive bits in a data 
word or overlapping more than one data word can be 
selected for any peripheral device. 
STATEMENT OF THE INVENTION 
According to the present invention, a memory-based 
parallel data output controller is provided which selects 
predetermined consecutive bit strings from a formatted 
serial data stream and directs the parallel output plus a 
strobe signal to a specified peripheral device. The out- 
put controller contains a random access memory 
(RAM) which has at least as many address locations as 
the number of words in a paragraph, for example. A 
word counter input from a frame synchronizer ad- 
dresses the RAM which provides as its outputs an en- 
coded peripheral device number and a MSB/LSB-first 
flag. The encoded device number and the bit counter 
from the frame synchronizer are supplied to address 
lines of another RAM which contains START and 
STOP flags to pick out the required bits from the speci- 
fied word number. The MSBLLSB, START and STOP 
flags, along with the serial input digital data go to a 
control block which selectively fills a shift register used 
to drive the parallel data output bus. A strobe pulse is 
also generated which enables a decoder to select the 
appropriate peripheral device using the encoded device 
number. A microcommter can be used to set the con- 
tents of the RAMs d&ng the initialization phase using 
30 the technique of memory mapping. After the RAMs are 
loaded, the output controller operates completely inde- 
pendently of the microcomputer. The speed of opera- 
tion is limited only by the access times required for 
operation of the memories. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The specific nature of the invention, as well as other 
objects, aspects, uses and advantages thereof, will 
clearly appear from the following description with ref- 
FIG. 1 is a block diagram of the memory-based paral- 
lel data output controller according to the invention; 
FIGS. 2A and 2B are logic diagrams of the shift 
register and control circuit, respectively, used in the 
FIG. 3 is a timing diagram illustrating the timing shift 
register and control circuit shown in FIGS. 2A and 2B. 
DETAILED DESCRIPTION OF TIE 
INVENTION 
The preferred embodiment of the invention is de- 
scribed in terms of a system which decommutates multi- 
ple channels of telemetry data to a plurality of digital- 
to-analog converters (DACs). Such a system is useful, 
55 for example, in a multi-channel digital voice communi- 
cations system. Those skilled in the art will, however, 
recognize that the invention has broad general utility 
and that the environment in which it is described is by 
way of example only. 
Communications systems of the type described em- 
ploy at the receiving end a bit synchronizer and a frame 
synchronizer, both of which are well known in the art. 
The bit synchronizer provides an NRZ-L DATA signal 
and a WCLOCK signal, a high level of the NRZ-L 
65 DATA signal at the high-to-low transition of the 0”- 
CLOCK being interpreted as a binary “1” while a low 
level at that time is interpreted as a binary “0”. The 
frame synchronizer includes, among other things, a 
35 
40 erence to the accompanying drawings, in which: 
45 controller shown in FIG. 1; and 
50 
60 
, 
4,435,781 
3 4 
bit counter which counts the OOCLOCK signal and a address lines rather than as a usual data storage and 
word counter which counts a decoded output of the retrieval medium. 
bit counter. A decoder connected to the output of the The outputs of RAMs 10 and 20 are connected to 
bit counter detects when the number of bits counted three-state buffers 38 and 39, respectively, which may 
equals a data word and provides an output pulse 5 be composed of 74LS365 integrated circuits. The buff- 
which resets the bit counter. The word counter counts ers are in turn connected to the data bus 35 of the mi- 
the number of times the bit counter is reset, and de- crocomputer. The controller has an initialize mode and 
coders connected to the word counter detect when the an operate mode. During the initialize mode, the buffers 
number of words counted equal a frame and/or a 38 and 39 are in their high impedance state, thereby 
paragraph. In the embodiment described, the 10 isolating the outputs of RAMS 10 and 20 from the data 
OOCLOCK signal from the bit synchronizer and the bus 35. The data bus 35 is connected to the RAMs 10 
outputs from the bity counter and the frame counter and 20 and is used in the initialiize mode to enable the 
are used as inputs to the parallel data output con- RAMs to write data supplied via the address bus 16 into 
troller. However, neither the bit synchronizer nor the the RAMs. During the operate mode, the buffers 38 and 
frame synchronizer form part of the present invention 15 39 provide outputs representing binary “1”s and “0”s 
and, therefore, will not be described further. according to the outputs of RAMS 10 and 20, respec- 
Referring now to the drawings, and more particu- tively. In this way, the microcomputer can monitor the 
larly to FIG. 1, the decommutation memory block of outputs of the RAMs on data bus 35. 
the parallel data output controller according to the The shift register control circuitry 30 takes the 
invention consists of a random access memory (RAM) 20 START and STOP flags from RAM 20, the MSB/LSB 
10. This RAM may be composed of, for example, seven flag from gfi-g the WCLOCK signal, serial data 
INTEL 2102 RAM integrated circuits. The data bits PD1 and a SLOCK signal from a frame synchronizer in 
stored in these seven RAMs are distributed as follows: order to select and align the requested number of bits 
5-bits for the digital-to-analog converter (DAC) identi- from any data word. The output data from the shift 
fication number (allowing for up to 32 DACs), 1-bit for 25 register is Drovided on an 8-bit wide bus 32 to the re- 
bit order (MSB or LSB first). and 1-bit for the identifi- 
cation ENABLE. The ten address lines 12 to the RAM 
10 come from a 10-wide, 2-to-1 multiplexer 14. The 
multiplexer 14 can be built from three 4-wide, 2-to-1 
74LS257 integrated circuits. One input of multiplexer 
14 is connected to a 10-wide address bus 16 accessible 
by a data processing device such as a microcomputer, 
for example, while the other input of multiplexer 14 is 
connected to a paragraph word counter in a frame syn- 
chronizer by ten parallel lines 18. Except during the 
setup of bit patterns in the RAM 10 when the address 
lines 12 are switched to the address bus 16, the address 
lines are driven by the output on lines 18 from the para- 
graph word counter. As a requested data word index 
value appears on the address lines 12, the DAC identifi- 
cation number, bit order and identification ENABLE 
appear at the outputs of RAM 10. In other words, the 
RAM 10 is used to detect certain combinations of bits 
on its address lines rather than as a usual data storage 
and retrieval medium. 
A second memory block consists of RAM 20 and may 
also be composed of INTEL 2102 RAM integrated 
circuits. This memory block, however, is only two bits 
wide for START and STOP flags, and so only two 
INTEL 2102 RAM integrated circuits are required. 
The address lines 22 for RAM 20 come from another 
10-wide, 2-to-1 multiplexer 24; which may also be com- 
posed of three 74LS257 integrated circuits. One input of 
multiplexer 24 is connected to the 10-wide address bus 
16. The other input to multiplexer 24 is also 10-bits 
wide, but the five most significant bits of this input are 
connected to the DAC identification number output 
lines 26 from RAM 10, while the five least significant 
bits of the input are connected to lines 28 from the word 
bit counter of a frame synchronizer. Except during the 
START and STOP bit pattern setup time when the 
address lines 22 are connected to the address bus 16, the 
address lines 22 of the RAM 20 are normally connected 
to output lines 26 of RAM 10 and bit counter lines 28. 
As a DAC identification number and word bit count 
appear on the address lines 22, the START and STOP 
flags appear at the outputs of RAM 20. Again, the RAM 
20 is used to detect certain combinations of bits on its 
mgtely locked DAG, each of which are provided with 
latches. A 5-line-to-32-line decoder 34 receives the 
DAC identification number from RAM 10 and a strobe 
on line 36 from shift rekister control circuitry 30 and 
30 directs the strobe to the corresponding DAC. The de- 
coder 34 may be made of two Fairchild 93L1 l 4-line-to- 
16-line decoders. 
The 8-bit shift register is shown in FIG. 2A and in- 
cludes two 74LS95B 4-bit shift registers integrated cir- 
35 cuits 40 and 42 and two 74LS257 multiplexer integrated 
circuits 44 and 46 to allow left and right shift capability. 
More specifically, input terminal 48 connected to the 
number 1 pins of multiplexers 44 and 46 receives a signal 
identified as SELECT2. When this signal is low, the 
40 shift register will shift left; a high level of this signal is 
a reset. Input terminal 50 connected to pins 6 of shift 
registers 40 and 42 receives a signal identified as 
SRMODE. When this signal is low, the shift register 
will shift right; a high level of this signal denotes paral- 
45 lel load. Shift pulses are supplied to terminal 52 which is 
connected to pins 8 and 9 of shift registers 40 and 42. 
The serial data PD 1 at terminal 53 is supplied via AND 
gate 54 to pin 1 of shift register 42 and pin 11 of multi- 
plexer 44. AND gate 54 is enabled by the oufs$$ 
50 NOR gate 56 which receives as inputs the 3 OCK 
signal at terminal 57 from the frame synchronizer and a 
signal at terminal 58 identified as STOPD. This latter 
signal, as well as the signals at terminals 48, 50 and 52, 
is generated by the logic circuitry shown in FIG. 2B. 
55 The outputs of shift registers 40 and 42 to terminals 60 
and 67 comprise the parallel output data bus 32. 
Turning now to the logic circuit shown in FIG. 2B, 
the SHIFT signal at terminal 52 is supplied by OR gate 
68, one input of which is connected to the output of 
60 AND gate 70. The AND gate 70 is enabled by the 
output of inverter 72 which receives the STOP flag 
from terminal 74, this flag being generated by RQ-2-0: 
In other words, AND gate 70 is enabled by a STOP 
signal. The other input to AND gate 10, &cgnp_e_cted to 
65 terminal 76 to which is supplied the WCLOCK signal 
as shown in FIG. 3. 
The second input of OR gate 68 is connected to the 
output of OR gate 78 which in turn has two inputs. One 
. I  
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of these inputs is supplied by AND gate 80 which is 
enabled by the output of AND gate 82. The other one of 
the inputs is supplied by AND gate 84 which is enabled 
by the output of inverter 86. The output of inverter 86 
is also supplied to terminal 48 as the SELECT 2 signal. 5 
The second input to AND gate 84 is supplied by in- 
verter 88 connected to the output of NOR gate 90. In 
other words, the combination of NOR gate 90 followed 
by inverter 88 performs an OR functin. One input or 
NOR gate 90 is connected to the output of AND gate 10 
70, while the other input of NOR gate 90 is connected 
to the output of oscillator 92. Oscillator 92 may be 
composed of a 74LS123 integrated circuit having a 
timing resistor 93 connected between pins 15 and 16 and 
an inverter 94 connected between pins 4 and 1. The 15 
output of oscillator 92 is also connected to one input of 
AND gate 82. generated. As the output of AND gate 70 goes low 
The output of NOR gate 90 is connected to the input causing the final bit to be shifted in, NOR gate 90 passes 
of counter 96 which may be composed of a 74LS193 the output of oscillator 92 to counter 96 which begins 
integrated circuit which is a four stage counter. The 20 counting on each rising edge of the oscillator pulses. 
output of the last stage of the counter 96 is supplied to The discrete control sequence signals are generated 
inverter 98 which enables AND gate 80. The outputs of by decoder 100 which is enabled after the eighth clock 
the first three stages of counter 96 are supplied to the input to counter 96. Referring to the timing diagram 
inputs of a binary-to-decimal decoder 100 whichF2y be shown in FIG. 3, note that the DAC STROBE signal 
composed of a 74LS138 inLe&Lsed circuit. The 02 out- 25 occurs during counter period 10. During period 23, the 
put of decoder 100 is the S_TPO%Esignal supplied to SRMODE signal is forced high to prepare the shift 
decoder 34 on line 36. The 04 output of decoder 100 is register for a parallel load, and the SELECT2 signal 
supplied to inverter 86 which enables AND gate 84. goes high to select zero data from multiplexers 44 and 
The START flag from RAM 20 is applied to terminal 46. The output of AND gate 84 is high during the last 
101 which is connected to one input of AND gate 102. 30 half of counter period 12, and its falling edge generates 
The other input of AND gate 102 is connected to termi- a SHIFT signal to load the shift register with zero data 
nal 103 which receives the MSBLSB flag from RAM in preparation for the next START-STOP data request 
10. The output of AND gate 102 is connected to one sequence. Finally, a reset pulse is sent during counter 
input of NAND gate 104 the output of which is con- period 14 to reset flip-flop 108 which releases the 
nected to terminal 50 to supply the SRMODE signal to 35 STOPD signal and stops oscillator 92. 
shift registers 40 and 42. The other input of NAND gate In the event of a MSB-first request illustrated as 
104 is connected to the 04 output of decoder 100. The CASE 2 in FIG. 3, there are some important differ- 
output of AND gate 182 is also connected to inverter ences. At the occurrence of a START flag, the 
106, the output of which is connected to one input of SRMODE signal is held high which puts the shift regis- 
AND gate 82 which passes the output of oscillator 92 to 40 ter in a shift-left mode. On the occurrence of the traili- 
shift terminal 52 via AND gate 80 and OR gates 78 and ing edge of the output of AND gate 70, the shift register 
68. takes in a new data bit from the right side and counter 
Terminal 101 is also connected to one input of D-type 96 is incremented. After the last bit is shifted in, during 
flip-flop 108 which may be composed of a 74LS74 inte- the last half of the STOP flag, oscillator 92 is started to 
grated circuit. The Q output of flip-flop 108 enables 45 generate enough additional shifts at the output of AND 
AND gate 110 which has its other input connected to gate 82 to left-align the data word. The additional bits 
terminal 101. The output of AND gate 110 is connected shifted in are zero due to the STOPD signal which 
to terminal 58 and is identified as the STBPD signal to inhibits the output of AND gate 54. The last additional 
NOR gate 56. The other input to flip-flop 108 is sup- shift, if necessary, occurs during counter period 7. From 
plied by the output of AND gate 114. This AND gate 50 the counter period 8 on, further data shifting is inhibited 
has inputs connected to terminals 101 and 74. Flip-flop by the output of inverter 98. 
108 is reset by the output of NOR gate 116. One input to In either CASE l_of:CP_SE 2, if link synchronization 
NOR gate 116 is supplied by inverter 118 connected to represented by the SLOCK signal input to NOR gate 56 
terminal 101, and the oihsr input is supplied by inverter is lost, all output data is forced to zero. Ln_ct&cLwords, 
120 connected to the 06 output of decoder 100. The 55 when link synchronization is lost, the SLOCK signal 
output of inverter 118 is also used to reset counter 96. goes high to inhibit the output of AND gate 54. 
Terminal 74 is also connected to pin 3 of oscillator 92 The specific embodiment of the invention illustrated 
and to one input of AND gate 122. The other input of in FIGS. 1 and 2 is capable of providing 32 8-bit output 
AND gate 122 is connected to the last stage of counter channels. The number and resolution of the channels is, 
96, and the output of AND gate 122 is connected to 60 however, merely exemplary. The important feature of 
enable decoder 100. the invention is the use of associative memories and 
With reference to the timing diagram shown in FIG. memory mapping to decommutate multiple channels of 
3, processing begins when the START flag from RAM telemetry data. Each data request can be specified as 
20 is high or logic “1”. If the bit order specified by RAM having MSB-first or LSB-fust bit order, the specitica- 
10 is LSB first, Le., the MSBASB flag is high, then 65 tion of bit order being on telemetry word boundaries. 
SRMODE at terminal 50 is low which means that the Data selection for the output channels can be modified 
8-bit shift register will be shifting from left to right. It by an interactive program either by specifying single 
should be noted that in the LSB-first case, no additional new assignments or by requesting a previously defined 
shifting of the input data is necessary in order to achieve 
maximum excursion of the %bit result. In other words, 
the 8-bit result is by its nature left aligned. 
4,435,78 1 
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set of assignments. The memory-based parallel data 
controller according to the invention is a general inter- 
face element to any peripheral device which accepts 
parallel data. For example, it can be used to drive light 
emitting diode (LED) displays, numeric displays, print- 5 
ers, plotters, and parallel output ports as well as digital- 
to-analog converters (DACs). 
We claim: 
1. A memory-based parallel data output controller for 
the extraction of predetermined bits from an inputted 10 
bit serial digital data stream for use with a frame syn- 
chronizer of the type having a word counter, a bit 
counter, a link synchronization status signal and a refer- 
ence clock, said output controller receiving said input- 
ted bit serial digital data stream and decommutating said 15 
predetermined extracted bits into multiple channels of 
predetermined parallel telemetry data to a plurality of 
peripheral devices, comprising: 
a first random access memory having address lines 
and at least as many memory address locations as 20 
there are channels, said word counter being con- 
nected to said address lines of said first random 
access memory which provides as its output an 
encoded peripheral device number and a first flag 
denoting either most significant bit or least signifi- 25 
cant bit first operation, 
a second random access memory having address lines 
and for outputting second and third flags to pick 
out the start and stop of said predetermined ex- 
tracted bits, said encoded peripheral device num- 30 
ber output from said first random access memory 
and said bit counter being connected to the address 
lines of said second random access memory, 
a serial-in parallel-out shift register for outputting 
said predetermined extracted bits in a parallel for- 35 
mat representing said parallel telemetry data, 
shift register control means for receiving said bit 
serial digital data stream, said first, second and 
40 
8 
third flags, said link synchronization status signal 
and said reference clock and, therefrom, for devel- 
oping and outputting a strobe pulse, a mode pulse, 
a shift pulse, and serial data pulse stream all of 
which output pulses being inputted into said shift 
register, 
decoding means connected to receive said encoded 
peripheral device number output from said first 
random access memory and receiving and being 
enabled by said output strobe pulse for selecting 
one of said plurality of peripheral devices to re- 
ceive said parallel telemetry data from said shift 
register. 
2. A memory-based parallel data output controller as 
a first multiplexer having two sets of inputs, one set 
being connected to said word counter and the 
other set being connected to an address but accessi- 
ble by a data processing device, the output of said 
first multiplexer being connected to the address 
lines of said first random access memory, and 
a second multiplexer having two sets of inputs, a part 
of one set being connected to said encoded periph- 
eral device number output from said first random 
access memory and the remaining part being con- 
nected to said bit counter, the other set of inputs 
being connected to said address bus, the outputs of 
said second multiplexer being connected to the 
address lines of said second random access mem- 
ory, said data processing device being used to set 
the contents of said first and second random access 
memories using the technique of memory mapping. 
3. A memory-based parallel data output controller as 
recited in claim 2 further comprising means connected 
to said frame synchronizer for forcing the output of said 
parallel data output controller to zero in the event that 
frame synchronization is lost. 
recited in claim 1 further comprising: 
* * * * *  
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